Correct Transformation from CCSL to Promela for verification
نویسندگان
چکیده
Transforming a specification language into a language supported by a verification tool is a widely adopted way of doing formal verification. It enables the reuse of existing languages and tools. In this paper, we propose a correct transformation from CCSL to Promela to do formal verification by SPIN. To implement the transformation, we introduce “coincident instant” into Promela to deal with the discrete time in CCSL. Then we define property patterns to ensure that correctness properties are verified “coincident instant” by “coincident instant” during the verification. We define checkpoint transition systems (CTSs) to model source CCSL specifications and transformed Promel models. The proof of the correctness of our transformation relies on the checkpoint bisimulation defined over CTS. If a property is satisfied by a transformed Promela model, then it is satisfied by the source CCSL specification. Key-words: MARTE; CCSL; verification; Promela ha l-0 06 67 84 9, v er si on 1 8 Fe b 20 12
منابع مشابه
Verifying MARTE/CCSL Mode Behaviors Using UPPAAL
In the development of safety-critical embedded systems, the ability to formally analyze system behavior models, based on timing and causality, helps the designer to get insight into the systems overall timing behavior. To support the design and analysis of real-time embedded systems, the UML modeling profile MARTE provides CCSL – a time model and a clock constraint specification language. CCSL ...
متن کاملTowards a Transformation Approach of Timed UML MARTE Specifications for Observer-Based Formal Verification
Modeling timing constraints of distributed systems and multi-clock electronic systems aims to describe different time requirements aspects at a higher abstraction level. An important aspect is the logical time of the behavior of these systems. To model the time requirements, a specification language with multiple clock domains called Clock Constraint Specification Language (CCSL) has been intro...
متن کاملA Complete Axiomatization for Reduced Clock Constraint Specification Language
Clock Constraint Specification Language, or CCSL, is a domainspecific language designed to model distributed real-time systems in terms of logical time, that is of sequences of events. Typical application of CCSL is to serve as a specification language for verification of specified systems. In this paper we provide a sound and complete axiomatic for propositional logic over large fragment of CC...
متن کاملFrom UML 2.0 Sequence Diagrams to PROMELA code by Graph Transformation using AToM3
A main challenge in software development process is to bring error detection to first phases of the software life cycle. The Verification and Validation (V&V) of UML diagrams is of interest in a number of applications such as detecting flaws at the design phase for software security, where it is crucial to detect security flaws before they can be exploited. In this paper, we propose an approach...
متن کامل5 . Model Checking SDL with Spin
We present an attempt to use the model checker Spin as a verification engine for SDL, with special emphasis put on the verification of timing properties of SDL models. We have extended Spin with a front-end that allows to translate SDL to Promela (the input language of Spin), and a back-end that allows to analyse timing properties. Compared with the previous attempts, our approach allows to ver...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012